

RISC-V EXTENSIONS IN LINUX KERNEL

October, 2024

Sergey Matyukevich, info@syntacore.com

RISC-V Linux timeline

Kernel recipes: discovery

Userspace recipes: discovery

- M-mode
 - full access to hardware
 - exceptions/interrupts



- M-mode
 - full access to hardware
 - exceptions/interrupts
- S-mode
 - page-based virtual memory
 - delegation (exceptions/interrupts)



- M-mode
 - full access to hardware
 - exceptions/interrupts
- S-mode
 - page-based virtual memory
 - delegation (exceptions/interrupts)
- U-mode



- M-mode
 - full access to hardware
 - exceptions/interrupts
- S-mode
 - page-based virtual memory
 - delegation (exceptions/interrupts)
- U-mode







Classic extensions

- IMAFDQCBVH
- RV64IMAFDC (RV64GC)
- MISA register: ABC...XYZ



Classic extensions

- IMAFDQCBVH
- RV64IMAFDC (RV64GC)
- MISA register: ABC...XYZ

Z-ext – standard unprivileged extensions

- Zicsr, Zbb, Zifencei
- 2nd letter as relationship with classic extensions
 - Zam, Zfh, Zk*, Zb*



Classic extensions

- IMAFDQCBVH
- RV64IMAFDC (RV64GC)
- MISA register: ABC...XYZ

Z-ext – standard unprivileged extensions

- Zicsr, Zbb, Zifencei
- 2nd letter as relationship with classic extensions
 - Zam, Zfh, Zk*, Zb*

S-ext — standard privileged extensions

- Sv virtual memory (Sv39)
- Sm machine level (Smrnmi)
- Ss supervisor level (Sstc)
- Sh hypervisor level (Shtvala)



Classic extensions

- IMAFDQCBVH
- RV64IMAFDC (RV64GC)
- MISA register: ABC...XYZ

Z-ext – standard unprivileged extensions

- Zicsr, Zbb, Zifencei
- 2nd letter as relationship with classic extensions
 - Zam, Zfh, Zk*, Zb*

S-ext — standard privileged extensions

- Sv virtual memory (Sv39)
- Sm machine level (Smrnmi)
- Ss supervisor level (Sstc)
- Sh hypervisor level (Shtvala)

X-ext – non-standard extensions

- XSyntacore*
- XTheadVector

RISC-V extensions: profiles



RVA22S64

rv64imafdc_zicbom_zicbop_zicboz_zicntr_zicsr_zifencei_zihintpause __zihpm_zfhmin_zca_zcd_zba_zbb_zbs_zkt_svinval_svpbmt

RISC-V extensions: 2023-2024



smmpm sscsrind zvfbfwma svvptc smcntrpmf zcmp zvbc smdbltrp zcd zvfhmin zsto zcf zvksh zaamo zalrsc svadu zca zcmt smrnmi zvknha zvknc zicntr zvksc zicfiss ssnpm zabha zvkng zcmop ssaia zvknhb ssqosid zihpm zvkned ssccfg smnpm zicfilp smaia zcb zvbb zvkg zihintntl sspm zvkt zvksed zvkb zvksg zvkn zicond smcdeleg smcsrind zacas ssdbltrr zacas ssdbltrp zimop zvfbfmin supm

source: https://wiki.riscv.org/display/HOME/Ratified+Extensions

RISC-V Linux timeline

Kernel recipes: discovery

Userspace recipes: discovery

Linux: extensions timeline





Copyright © 2024 Syntacore. All trademarks, product, and brand names belong to their respective owners.

Linux: maintenance guidelines



Kernel patches are accepted for extensions that:

- have been officially frozen or ratified by the RISC-V Foundation
- have been implemented in hardware that is widely available
 - see Documentation/riscv/patch-acceptance.rst

Not yet ratified functionality:

- send RFC patches for discussion and early feedback
- maintain custom Linux kernel trees

Linux: RISC-V extensions



RISC-V extension	Kernel use	Application use	OS support
Sstc, Sscofpmf			kernel featurediscovery
RVF/RVD			context/debugdiscovery
RVV			context/debugdiscovery
Zba/Zbb/Zbs/Zbc			- discovery
Zbk/Zkn			- discovery

Copyright © 2024 Syntacore. All trademarks, product, and brand names belong to their respective owners.

Linux: RISC-V extensions



- Sscofpmf
 - perf record
- Sstc
 - accessing timer from S-mode
- RVV (vector)
 - vectorize copy_to_user/copy_from_user
- Zb* (bitmanip)
 - string operations, bit operations, checksums
- Zvk* (vector crypto)
 - crypto algorithms

RISC-V Linux timeline

Kernel recipes: discovery

Userspace recipes: discovery

Copyright © 2024 Syntacore. All trademarks, product, and brand names belong to their respective owners.

RISC-V Linux recipes

- Toolchain fixups
 - hide unsupported extensions

configure

- Common hardware baseline
 - rv64ima[fd][c][v]_zicsr_zifencei

build

- Optional optimized code
 - RVF/RVD, RVV, Zb*, Zvk*

- discovery
 - vendor, RISC-V extensions
- binary patching
 - "alternatives" framework

run

• binary





• Runtime discovery

Copyright © 2024 Syntacore. All trademarks, product, and brand names belong to their respective owners.

- Runtime discovery: not yet ...
 - static Device Tree description



allwinner D1s

StarFive JH7110

RVA22

```
riscv,isa-base = "rv64i";
riscv,isa-extensions = "i", "m", "a", "c", "f", "d", "h", "v",
        "zba", "zbb", "zbc", "zbs",
        "zicntr", "zicsr", "zifencei", "zihpm", "zihintpause",
        "zicbom", "zicboz", "svnapot",
        "svpbmt", "svinval", "sscofpmf", "sstc";
```

- Runtime discovery: not yet ...
 - static Device Tree description
- MISA register
 - 26 bits for extensions (ABC...XYZ)
 - not extensible

allwinner D1s

StarFive JH7110

RVA22

```
riscv,isa-base = "rv64i";
riscv,isa-extensions = "i", "m", "a", "c", "f", "d", "h", "v",
    "zba", "zbb", "zbc", "zbs",
    "zicntr", "zicsr", "zifencei", "zihpm", "zihintpause",
    "zicbom", "zicboz", "svnapot",
    "svpbmt", "svinval", "sscofpmf", "sstc";
```

- Runtime discovery: not yet ...
 - static Device Tree description
- MISA register
 - 26 bits for extensions (ABC...XYZ)
 - not extensible
- RISC-V Unified Discovery TG
 - v0.1.1-pre (development)
 - MCONFIGPTR register (base address)
 - ASN.1 schema

allwinner D1s

StarFive JH7110

RVA22

RISC-V unified discovery





Copyright © 2024 Syntacore. All trademarks, product, and brand names belong to their respective owners.

RISC-V Linux timeline

Kernel recipes: discovery

Userspace recipes: discovery





Copyright © 2024 Syntacore. All trademarks, product, and brand names belong to their respective owners.



- Basic hardware info
 - mvendorid/mimpid/marchid
- ISA extensions
 - F/D/C/V
 - Bitmanip (Zba/Zbb/Zbc/Zbs)
 - Scalar crypto (Zbkb/Zbkc/Zbkx/Zknd/Zkne/Zknh/Zksed/Zksh/Zkt)
 - Vector ctypto (Zvbb/Zvbc/Zvkb/Zvkg/Zvkned/Zvknha/Zvknhb/Zvksed/Zvksh/Zvkt)
 - Zimop/Zcmop
 - Zicboz
 - Zicond
 - and more...

Linux: hwprobe

```
struct riscv hwprobe {
    int64 t key;
     uint64 t value;
};
int sys_riscv_hwprobe(struct riscv_hwprobe *pairs, size_t pairc,
                     size t cpuc, cpu set t *cpus, unsigned int flags) {
     return syscall(NR riscv hwprobe, pairs, pairc, cpuc, cpus, 0);
static struct riscv hwprobe query[] = {
     {RISCV_HWPROBE_KEY_MVENDORID, 0},
     {RISCV_HWPROBE_KEY_IMA_EXT_0, 0},
     {RISCV HWPROBE KEY ZICBOZ BLOCK SIZE, 0},
};
bool probe_features(cpu_set_t *cpus)
    int ret;
     ret = sys riscv hwprobe(&query[0], sizeof(query) / sizeof(query[0]), sizeof(*cpus), cpus, 0);
     if (ret != 0)
         return false;
     ...
     return true;
```





